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The objective of this thesis is to design RF circuits using silicon-germanium 
(SiGe) heterojunction bipolar transistors (HBTs) for communication system.  The 
packaging effect for the SiGe chip using liquid crystal polymer (LCP) is presented and 
methodology to derive the model for the package is discussed.      
Chapter 1, we discuss the overview and benefits of SiGe HBT technology in high 
frequency circuit design.   
Chapter 2 presents the methodology of the low noise amplifier (LNA) design and 
discusses the trade-off between the noise and gain matching.  The technique for achieving 
simultaneous noise and gain matching for the LNA is also presented.  
 Chapter 3 presents an L-band cascaded feedback SiGe low noise amplifier (LNA) 
design for use in Global Position System (GPS) receivers. Implemented in a 200 GHz 
SiGe BiCMOS technology, the LNA occupies 1 x 1 mm2 (including the bondpads). The 
SiGe LNA exhibits a gain greater than 23 dB from 1.1 to 2.0 GHz, and a noise figure of 
2.7 to 3.3 dB from 1.2 to 2.4 GHz.  At 1.575 GHz, the 1-dB compression point (P1dB) is 
1.73 dBm, with an input third-order intercept point (IIP3) of -3.98 dBm.     
Lastly, Chapter 4 covers the packaging techniques for the SiGe monolithic 
integrated circuit (MMIC).  We present the modeling of a liquid crystal polymer (LCP) 
package for use with an X-band SiGe HBT Low Noise Amplifier (LNA).  The package 
consists of a 2 mil LCP laminated over an embedded SiGe LNA, with vias in the LCP 
serving as interconnects to the LNA bondpads.  An accurate model for the packaging 
interconnects has been developed and verified by comparing to measurement results, and 
can be used in chip/package co-design.     
Publications generated from this thesis are as follow:  
 xi
1. J. C. H. Poh, P. Cheng, T. K. Thrivikraman, and J. D. Cressler, “A high 
gain, high linearity, L-band SiGe low noise amplifier with fully-integrated 
matching network,” IEEE Tropical Meeting on Silicon Monolithic 
Integrated Circuits in RF systems, Jan 2010 (to appear).  
2. C. H. J. Poh, T. K. Thrivikraman, S. K. Bhattacharya, C. E. Patterson, J. D. 
Cressler, and J. Papapolymerou, “An LCP package model for use in 
chip/packaging co-design of an X-band SiGe low noise amplifier,” IEEE 
Tropical Meeting on Electrical Performance of Electrical Packaging, pp. 
203-206, Oct 2009.     
3. C. E. Patterson, T. K. Thrivikraman, S. Bhattacharya, C. H. J. Poh, J. D. 
Cressler, and J. Papapolymerou, Organic wafer-scale packaging for X-
band SiGe low noise amplifier, European Microwave Conference, Oct 








 Modern wireless communication systems require higher broadband performance, 
high speed data transmission rate, low power consumption, low cost and multifunctional 
properties for a compact transceiver front ends in hand held set [1]. To meet the demand, 
low power and high efficient integrated circuits (IC) are being designed into wireless 
communication products.  
 Silicon-Germanium (SiGe) heterojunction bipolar transistor (HBT) has become a 
leading technology for radio frequency (RF) circuit design in recent years. SiGe ICs can 
be found in many communication applications such as the cellular handsets, wireless 
local area networks (WLAN) building blocks, from components to fully integrated 
systems ranging from 2.4 to 60 GHz, global position system (GPS), radar systems 
ranging from 3 to 77 GHz and etc.  Figure 1 show the application of SiGe ICs at various 
frequencies. [2]    
 The recent development of SiGe HBT offers low-cost, high speed, and 
multifunctional solution for such system because of its potential for integrating RF 
microwave circuits and CMOS base-band circuits into a single chip. SiGe HBT has 
created opportunities leading to better performance, cost reduction of existing wireless 
communication systems, and providing opportunities for many applications towards 




Figure 1.  Application frequency bands for SiGe integrated circuit. [2] 
1.2 Silicon-Germanium Heterojunction Bipolar Transitor Technology 
 
 For the past, III-V materials [3] such as Gallium Arsenide (GaAs) and Indium 
Phosphide (InP) have always been the core technology platform for monolithic 
microwave integrated circuit (MMIC) because of their higher electron mobility and 
electron velocity, allowing the transistors to operate at high frequency.  However, it is 
difficult to integrate GaAs or InP with CMOS on a single wafer because there is no 
decent grown oxide for GaAs or InP and this makes fabrication process very complex and 
higher cost.  Since the GaAs or InP does not provide a system-on-chip (SOC) solution 
and if the performance is acceptable, the use of silicon-base processing technology may 
be preferred to lower the cost.  In fact, over the year, there have been many research 
activities to improve the performance of SiGe HBT to be on par with III-V devices for 
many RF and microwave applications and on top of that, the yield, the cost and the 
manufacturing advantages associated with conventional Si fabrication are still preserved.  
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 There is always been a growing demand for lower power consumption in 
communication system because of the widely spread mobile communication system.  
SiGe HBT on the other hand, can operate at a higher fT [3] with a lower collector current 
density (Jc) than other conventional silicon-based products as shown in Figure 2. 
 
Figure 2.  Comparision of the cutoff frequency as a function of bias current for a SiGe 
HBT and a Si BJT of comparable doping profile. [3] 
 
 Noise performance of SiGe HBT is an advantage over CMOS for RF circuit 
designs. The 1/f noise due to carrier trapping-detrapping at interface states and thermal 
noise due to gate and channel resistances are both significantly higher in CMOS than in 
SiGe HBTs. Very often, very large CMOS devices and large operating current are 
required to reduce the noise.   
 Therefore, it can be shown that the SiGe is a promising candidate for many RF 
and microwave circuit applications.  In this thesis, an L-band low-noise amplifier (LNA) 
designed based on SiGe HBT will be covered.  Towards the end of the thesis, the 
packaging issues of a SiGe LNA at X band will be covered.   
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 Over the year, SiGe HBT has been distinguished between different technology 
generations according to their ac performance, such as unity gain cutoff frequency (fT) 
and maximum oscillation frequency (fmax) [4]. 
1. First Generation – SiGe HBT with a peak fT in the range of 50 GHz. 
2. Second Generation – SiGe HBT with a peak fT in the range of 100 GHz. 
3. Third Generation - SiGe HBT with a peak fT in the range of 200 GHz. 
4. Fourth Generation – SiGe HBT with a peak fT in the range of 300 GHz. 
 Figure 3 shows the measured fmax versus fT for a variety of generation of SiGe 
HBT BiCMOS technology.   
 
Figure 3.  Measured fmax verus fT for a variety of generation of SiGe HBT BiCMOS 
Technology. [4] 
 The SiGe HBT technology used in this thesis is based on the third generation, 
IBM SiGe 8HP.   
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1.3 Organization of Thesis 
  
 This thesis explores the use of SiGe HBT for RF applications. The subsequent 
chapters will cover on the LNA design using SiGe HBT and also packaging of SiGe LNA 
using LCP.   Chapter 2 of the thesis will cover the basic idea of designing a low-noise 
amplifier (LNA) using SiGe HBT BiCMOS technology.  The LNA consists of a single-
end cascoded structure and how both gain and noise matching can be achieved 
simultaneously.  Chapter 3 of the thesis will talk about an L-band LNA with feedback 
network and measurement result.  Chapter 4 will discuss on SiGe packaging issues such 
as wire bonds and embedded SiGe chip in liquid crystal polymer (LCP) substrate. 
Chapter 5 will summarize the results of all the works and discuss future research 




CHAPTER 2   
LNA DESIGN IN SiGe HBT BICMOS TECHNOLOGY  
2.1 Introduction 
 
 In a wireless communication system, the LNA is one of the most important circuit 
blocks in the receiver.  The role of the LNA is to amplify the signal received at the 
antenna while adding as little noise as possible to the receiver so that the retrieval of the 
received signal is possible in the later stages in the receivers [5]. The sensitivity of the 
receiver is determined by the noise figure and power gain of the LNA.  The noise figure 
has an impact on the overall noise performance of the receiver. On the other hand, the 
power gain significantly suppresses noise contributions from the subsequent stages.  All 















FFFtotal                                                 (1) 
 Fi represents the noise factor of the ith component in a receiver chain while Gi is 
the gain of the ith components.  From the equation, it can be shown that the noise figure 
of the first stage which is usually the LNA, dominants the total noise figure in the 
receivers, assuming the LNA has a large gain G1. Therefore, the receiver noise figure 
performance depends primarily on the LNA.   
 There are several works on LNA designs over the years.  The DC power supply 
has becomes smaller in RF designs and hence the power consumption of the LNA has to 
be as small as possible and yet the performance has to be maintained at the same time.  
LNA design has always been challenging and tradeoffs are to be made between the sizes, 
the cost and the performance.   
2.2 Single-ended Cascode Low Noise Amplifier Design 
 
 The LNA in this thesis is implemented as a single-ended cascode amplifier [6]. 
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The first stage is a common-emitter (CE) configuration and the second stage is a 
common-base (CB) configuration. The cascode transistor Q2 prevents the Miller effect 
from degrading the power gain and also improves the reverse isolation, and improves 
stability of the LNA. Figure 4 shows the small-signal equivalent circuit for the transistors 
Q1 and Q2 in a cascode configuration.  
 
Figure 4.  Small-signal equivalent circuit for the transistors Q1 and Q2 in a cascode 
configuration. 
 
 The output resistance [6] looking into the collector of Q1 is given by  
11 oo rR =                                                    (2) 












==                                        (3) 
 The voltage gain for the first stage, assuming transistor Q1 and Q2 are equally 
sized, is  
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1                                       (5) 
Since gm2ro1 >> βo and βo>>1, (5) can be simplified to  
  ooo rR β2≈                                                                (6) 
The total transconductance of the cascode structure is given by    
1mm gG =                                                         (7)                              
From (6) and (7), the total voltage gain Av for the cascode structure is thus    
221 βomomv rgRGA ≈≈                                            (8) 
From (8), it can be shown that the magnitude of the maximum available voltage gain of a 
cascode pair is higher by a factor β2 than for the case of a single transistor.   
   
2.3 Noise and Gain Matching of the Low Noise Amplifier 
   






NFNF ,min −+=                                            (9) 
where Rn is the equivalent noise resistance, Gs is the conductance of the input source, Ys 
is the admittance of the input source and Ys,opt is the optimum admittance of input source.   
The noise two ports block can reach a minimum noise figure if  
 minNFNF =                                                         (10)  
when  




 optss ,Γ=Γ                                                                    (12) 
where Γs is the source reflection coefficient and Γs,opt is optimum the source reflection 
coefficient. 
 However in most situations, an LNA with maximum gain may not be in the state 
of minimum noise, or vice versa and therefore, trade-off has to be made between the 
maximum gain and minimum noise figure [8]. In the past, much effort has been made to 
design the LNA to reach both maximum gain and minimum noise figure simultaneously, 
and this poses a huge challenge for designing a good LNA.   
 The basic principle of designing the LNA is which both the maximum gain and 
the minimum noise can come together at one point one on the smith chart such that  
*
, 11Sopts =Γ                                                               (13) 
where Γs,opt is the optimum source reflection coefficient, looking from the transistor 
toward the source at which the noise figure is the minimum and S11* is the conjugate of 
S11 which is the input port voltage reflection coefficient as shown in Figure 5.  
 
Figure 5. Direction of Γs,opt, S11 and S11* in the LNA schematic 
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 Generally, three approaches [8] can be used in order to achieve (13).   
1. Increasing or decreasing the collector current, Ic.  The S parameter as well as the 
values of Γs,opt changes as the Ic is varied, and hence the condition in (13) could be 
achieved with the appropriate amount of Ic. 
2. Changing the emitter length.  Again, the condition in (13) could be achieved with 
the appropriate device size.  
3. Emitter degeneration.  By adding the degenerate inductance to the emitter of the 
transistor, the input impedance of the transistor changes and this could also lead to 
the condition in (13).  
 The equation (13) represents the conditions by which the LNA with minimum 
noise figure and maximum gain can be simultaneously approached after the input and 
output impedance matching networks are implements.   
 The basic idea is to bring the minimum noise circle and maximum gain circle 
together at the same point on the smith chart.  
 2.4 Low Noise Amplifier Design Procedure 
   
 This section will cover the steps to design an inductively degenerated cascode 





J =                                                              (14) 
where Ic is the collector current, Le is the emitter length and We is the emitter width.   
 As shown in Figure 6, by sweeping the collector current and keeping Le and We 
constant, the current gain H21 and the NFmin of the transistor vary and the optimum 





Figure 6. Current gain (H21) and NFmin as a function of collector current density [10]. 
 
 After the Jc is determined, the Le of the transistor is tuned such that condition in 
(13) can be met.  If the condition in (13) is not achievable after tuning Le, a degenerated-
inductance can be added to the emitter of the transistor and this will change the input 
impedance of the transistor so that condition in (13) can be achieved.   
 Once the condition in (13) is met, the input and output impedance matching 
networks can be added to bring the LNA to 50Ω match.   












 Built-in Global Positioning System (GPS) capability is increasingly becoming a 
standard feature for cellular handset and other low-cost embedded applications. The 
requirements for these systems provide a strong motivation for developing highly 
integrated and low-cost GPS receivers.  Low-noise amplifiers (LNAs) in GPS receivers 
are often the most challenging block to implement, given the difficulty of simultaneously 
achieving sufficient gain, low noise figure, and low power consumption. 
 Typically, GPS receivers operate in the L-band frequency range (1575.42 MHz 
(L1), 1227.60 MHz (L2), 1381.05 MHz (L3) and 1176.45 MHz (L5)).  Designing a 
monolithic LNA at L-band poses significant challenges due to the large size of the 
passive components, making it difficult to implement the LNA with its requisite 
matching networks on-die. 
 Silicon-germanium (SiGe) heterojunction bipolar transistors (HBTs) [11] are 
attractive for analog, mixed-signal and RF applications because they exhibit very low 
noise figure and very high power gain, at modest power dissipation levels, which can be 
leveraged to improve the sensitivity of receiver front-ends.  SiGe HBT technology 
utilizes bandgap engineering to improve transistor performance, and at present peak 
cutoff frequency (fT) and peak maximum oscillation frequency (fmax) greater than 300 
GHz have been achieved at modest lithographic feature size (130 nm), while maintaining 
compatibility with the traditional CMOS processes  
 In this thesis, a high gain, L-band SiGe LNA with fully-integrated on-chip 
matching networks is presented. At 1.575 GHz, the LNA achieves a gain of 26 dB, a NF 




3.2 Single-ended Cascoded LNA with Feedback Network Design 
 
 In Figure 8, the schematic of an L-band LNA is shown. The optimum collector 
current density (Jc) at minimum noise figure (NFmin) was first determined with equally 
sized transistors Q1 and Q2 [9].  By maintaining a constant JC, the emitter lengths of Q1 
and Q2 were then scaled so that Γs,opt is closer to the conjugate of S11, which leads to 
simultaneous impedance matching for both NFmin and maximum gain (Gmax). The 
capacitances Cin and Cout act as DC blocks, and the inductances Lb and Lc act as RF 
chokes, and are used as part of the matching network to match the LNA to 50 Ω at 1.575 
GHz.  Tables I shows the device sizes for the LNA.  
 












DEVICE SIZES FOR THE L-BAND SiGe LNA 
 
Parameter Device Sizes 
Cin 2 pF 
Lb 7.3 nH 
Cb  10 pF 
Lc 13.5 nH 
Rfb 4.8 kΩ 
Cfb 11.5 pF 
Cout 976.8 fF 
Q1 0.12 x 10 μm2 
Q2 0.12 x 10 μm2 
 
 
 The feedback topology [12] for the LNA uses a shunt-shunt configuration with 
both the resistance Rfb and the capacitance Cfb connected in series.  Adding the feedback 
network to the LNA improves stability, eases the match, and broadens the bandwidth of 
the LNA.  
For the shunt-shunt feedback amplifier, the open-loop gain or transresistance gain is 




VA =                                                   (15) 
The feedback factor Bf is given by  
fb
f R
B 1≈                                                        (16) 












                                                  (17) 






A =≈ 1                                                (18) 
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 Hence, from (18), (19) and (20), Rfb can be optimized for maximum gain, and at 
the same time, brings the input and output impedance closer to 50 Ω. 
 This feedback network improves the linearity of the amplifier [13]. From (17), for 

















                         (21) 
 Hence, from (21), it can be shown with the feedback network the deviation ΔA 
from linearity is reduced by a factor of  
fAB+1
1                                                        (22) 
However, the feedback network may also adversely affect the noise figure 
performance of the LNA. When the resistance Rfb is added, there is a resistive loading 
effect at the LNA input, as shown in Figure 9. Assuming that the gain at Q1 is greater Q2, 
the equivalent noise input current, Ini for a shunt-shunt feedback amplifier [14] is given as 


































































Hence from (23), in order to minimize the effects of the feedback network on the noise 
figure performance, Rfb needs to be made large compared to the source impedance Rs at 
the LNA input.  
 
 
Figure 9. Schematic of the L-band SiGe LNA with loading effect due to the feedback 
network. 
3.3 L-Band Measurement Result 
 
 The LNA was designed to operate off of a supply voltage as low as Vcc=1.5 V and 
Ic=11.9 mA, yielding a total power dissipation of 17.89 mW. The LNA was measured on-
wafer using ground-signal-ground (GSG) coplanar microwave probes, with probe-level 
calibration used to account for cable losses. Figure 10 shows the photomicrograph of the 




Figure 10. Photograph of the fabricated L-band SiGe LNA. 
 The S-parameters of the LNA were measured on-wafer using an Agilent E8361C 
Network Analyzer. Figure 11 shows the measured and simulated gain and the isolation of 
the LNA.  The LNA achieves a peak gain of 26 dB at 1.575 GHz, and from 1.1-4.0 GHz, 
it maintains a gain above 22 dB.  The reverse isolation of the LNA is more than 35 dB 
from 1 to 4 GHz indicating good stability.   
 




 The LNA exhibits a good 50 Ω match and Figure 12 shows that the measured and 
simulated input return loss (S11) and the output return loss (S22) are less than -10 dB from 
1.1-1.9 GHz.   
 
Figure 12. Measured and simulated input and output return loss (S11 and S22). 
 Noise figure (NF) was measured using the noise figure option of the Agilent 
E4446A spectrum analyzer. As shown in Figure 13, the LNA achieves a NF of 2.7-3.3 




Figure 13. Measured and simulated noise figure of the LNA. 
 The third-order intercept point (IIP3) and the output 1-dB gain compression point 
(P1dB) were measured to evaluate the linearity of the LNA. Figure 14 plots the 
measured and simulated IIP3 for a two-tone test using Agilent E8316C Network 
Analyzer.  The extrapolated input third-order intercept point IIP3 is -3.98 dBm, with the 
fundamental frequency at 1.575 GHz, with the second tone at 1.567 GHz.  Figure 15 





Figure 14. Measured and simulated third-order intercept point. 
 
 
Figure 15. Measured and simulated output 1-dB gain compression. 
 A comparison of the present work with other LNAs operating in the L-band is 
summarized in Table I.  An LNA figure-of-merit (FOM) [15] was calculated to 
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benchmark the LNAs listed in Table I.  The FOM in (24) takes into account the gain, 
linearity, noise figure, and dissipated power. For the defined FOM, a higher number 






=                                     (24) 
Table II shows that the present LNA has the highest FOM when compared against other 
L-band LNAs.  
TABLE II 
PERFORMANCE COMPARSION BETWEEN OTHER L-BAND LOW NOISE AMPLIFIERS 
 
Reference This Work [16] [17] [18] [19] [20] [21] 
Frequency (GHz) 1.575 1.5 1.9 2 1.2276 1.575 1.575 
Gain (dB) 26 22 10 11.1 20 16.5 18 
S11 (dB) -20 -15.5 -5 -13.7 -11 -13 -16.9 
S22 (dB) -13 NA -16 -14.7 -11 -14 -11.4 
NF (dB) 3.2 3.5 2.7 2 0.8 1.3 3.3 
Pdiss (mW) 17.89 30 4 4 9 9 24 
Vcc (V) 1.5 1.5 2 2 1.5 1.5 3 
IIP3 (dBm) -3.98 -9.3 -12.5 -0.1 -11 -5 -11 
OIP3 (dBm) 21.59 12.7 -2.1 11 9 11.5 7 
IP1dB (dBm) -23 -21 NA -9 -24 NA NA 
OP1dB(dBm) 1.73 0 NA 0 -5 NA NA 
FOM 7.400 0.501 0.178 5.381 4.363 4.497 0.183 
Technology 0.13 μm SiGe BiCMOS 
0.6 μm 
CMOS 








0.35 μm SiGe 
BiCMOS 
 
 A high gain, monolithic L-band SiGe LNA with integrated matching networks has 
been designed and fabricated in a 200 GHz SiGe BiCMOS technology.  The LNA 
exhibits a gain of over 23 dB across the entire L-band from 1.1 to 2 GHz, with a peak 
gain of 26 dB, and an IIP3 of -3.98 dBm at 1.575 GHz. The LNA achieves a NF of 2.7 to 
3.3 dB from 1.2 to 2.4 GHz. This LNA exhibits the potential of SiGe BiCMOS 
technology to be used for low-cost, highly-integrated GPS applications.      
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CHAPTER 4  
PACKAGING OF SIGE MMIC  
4.1 Introduction 
 
 Understanding the electrical characteristics of a high-frequency package and its 
interconnects is important in order to optimize circuit performance. At X-band (8 – 12 
GHz), the parasitics due to the package and interconnects are no longer transparent to 
electrical performance and hence they need to be explicitly taken into consideration 
during the design stage.  One way to model the parasitics of the interconnections is to 
perform a full electromagnetic (EM) simulation for the package; however, this is time 
consuming and increases the complexity for circuit designers. Therefore, it is highly 
desirable to implement an equivalent circuit model for the package that can be used in 
circuit design kits for circuit optimization in order to achieve better overall system 
performance.     
 In a packaged monolithic microwave integrated circuits (MMIC), the 
interconnections are usually made using wire bonding [22] which tends to add large 
impedances [23], degrading circuit performance.   
4.2 Effect of Wire Bondings on LNA Performance 
 
 In this section, the degradation of the LNA performance due to bond wires is been 
studies. Firstly, the LNAs were integrated into the package using bond wires.  The length 
of the bondwire introduces significant parasitics which could degrade the performance of 
the LNA.  Figure 16 and 17 shows the simulated performance of the LNA with and 
without bond wires. The S-Parameters had shown general degradation in the RF 




Figure 16. LNA without bond wires. 
 
 
Figure 17. LNA with bond wires. 
 
4.3 Effect of Bond Wire Length 
  
 The results of the LNA performance with different lengths of the bond wire are 
present in this section. In the circuit simulation, the bond wires were added at the input 
and output of the amplifier (bare die) as shown in Figure 18. The length of the bond wire 
was swept from 0.127 mm to 1 mm). Figure 19-22 shows the performance of the LNA 
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Figure 18. Schematic of the wire bonds at the input and the output of the LNA. 
 
 








Figure 20.  Simulated result of LNA with 20 mil bond wires  
 
 





Figure 22.  Simulated result of LNA with 40 mil bond wires  
 
 Figure 23 shows effect of inductance as the length of the wire bonding increased 





Figure 23. Inductance of the bondwires at different lengths. 
 
 From the simulation result, the bond wires were affecting both the input and 
output matching of the LNA and hence its performance. As the wire lengths get longer, 
the performance of the LNA got degraded and when the frequency gets higher, the circuit 
will be even more sensitive towards the change of the bond wire length. Compensation 
structure/tunable matching network on the package could be added to counter the effect 
of the bond wire.  
4.4 LCP Package on SiGe LNA 
 
Liquid crystal polymer (LCP) has been used for the MMIC packaging because of its 
excellent high frequency electrical properties, such as low dielectric constant and low 
loss tangent [24]-[26].  The package design here consists of a 2 mil LCP which is been 
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laminated onto the top surface of a SiGe HBT LNA die. The CPW lines of the LCP are 
connected directly to the pads of the SiGe die through 50 μm via interconnections.  The 
details of the LCP fabrication are discussed in [27]. Using this approach, the large 
parasitics usually introduced by the bondwires interconnects in a conventional package 
are greatly reduced.   
 The SiGe LNA is shown in Figure 24 was fabricated in a commercially-available 
200GHz, 0.13 μm BiCMOS SiGe technology and the measured on-wafer results of the 
LNA is shown in Table III.   The details of the LNA design and measured results are 
discussed in [28]. 
 
 
Figure 24. Photograph of the X-band SiGe LNA die. 
 
TABLE III 
SiGe LNA SPECIFICATIONS 
 
Frequency (GHz) 9.5 – 10.5  
Vcc (V) 1.5 
Gain  (dB) 10 
Return loss (dB)  >10  
Noise Figure (dB) 2 
Power dissipation 














Figure 25. Measured S-parameter results, both before and after LCP packaging: (a) S11 
and S22, (b) S21 and S12, (c) S21 phase and (d) S12 phase.  
 
 In Figure 25, the LCP-packaged SiGe LNA was measured and was compared 
with the on-wafer measurement result. 
 It can be seen that after the SiGe LNA had been packaged, there is a shift in the 
input matching and a slight degradation of less than 1 dB in the magnitude of S21.  All 
these changes are due to the mismatch introduced by the package parasitics.  In the next 
section, the effects of the LCP package on the LNA performance is studied and modeled. 
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4.5 Modeling the Package Parastics 
 
 The package was divided into five components, as shown in Figure 26 as in [29]. 
 
A – CPW line in 
B – Via in 
C – LCP on top of the LNA 
D- Via out 
E – CPW out 
 
Figure 26. Top view of the LCP packaged SiGe LNA. 
 Each of the components was simulated in Ansoft HFSS and the equivalent circuit 
models were derived based on the simulated S-parameter results from HFSS. Agilent’s 
Advanced Design System (ADS) was then used to optimize the lump elements in the 
equivalent circuit model to correlate the HFSS simulation results and the models. The 
CPW line of the LCP package shown in Figure 27 was represented by the circuit 
topology shown in Figure 28.   In Figure 28, the Lcpw represents the self-inductance of the 
CPW line, while Ccpw represents the coupling between the signal and the ground pad in 









Figure 28. Equivalent circuit model for the CPW line. 
 As shown in Figure 29, the package consists of vias and LCP on the top surface of 
the SiGe LNA die.  The equivalent circuit model for the vias [30] and the LCP are shown 
in Figure 30 and Figure 31, respectively.   In Figure 31, the resistance R1 models the 
dielectric loss in the LCP material, both C1 and C2 model the coupling to the ground vias 








Figure 29. Cross-sectional view of the vias in the LCP package. 
 
 
Figure 30. Equivalent circuit model for the interconnection via. 
 
 





C1 C2 R1 
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4.6 Comparison between the Measured and Modeled 
 
 The equivalent circuit models for the individual components in the LCP package 
in Figure 32 were extracted and then added to the SiGe LNA for re-simulation (Figure 
33) to verify the model and to compare with measured results. 
 
 





Figure 33. Schematic view of the packaged SiGe LNA with the parasitic models used for 
circuit simulation. 
 Figure 34 shows the measured results of the packaged LNA, together with the 
simulation results of the LNA with the LCP model included.  It can be seen from the 
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comparison that the simulations of the LNA which include the package model give 










Figure 34. Measured and modeled S-parameters of the packaged LNA. (a) S11 and S22, (b) 
S21 and S12, (c) S21 phase and (d) S12 phase. 
 This thesis has presented a model for an LCP packaged SiGe HBT LNA, and 
simulation results match closely with measurements. These results imply that the LCP 
package has a significant impact on the LNA performance due to its parasitics, and 
therefore it is important that all these parasitics be considered during the circuit design 
stage.  With this LCP package model, circuit designers will be able to performance more 
accurate optimization for envisioned MMIC applications which require the use of 
embedded SiGe die in a LCP package matrix.  
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CHAPTER 5  
CONCLUSION  
5.1 Conclusions 
 In this thesis, SiGe HBT has demonstrated its potential to meet the demand for the 
new generation wireless communication systems. The SiGe HBT has many advantages 
over III-V devices in many RF and microwave applications due to the high FT, Fmax and 
most importantly, its ability to integrate with CMOS circuits into a single chip leading 
towards the system-on-chip (SOC) approach.  
 In chapter 1, the overview and benefits of SiGe HBT technology were discussed 
and it can be shown that the SiGe HBT is a promising candidate for many RF and 
microwave circuit applications.   
 In Chapter 2, the role of the low noise amplifier in a wireless communication 
system had been discussed and the basic concept of a single-ended cascode low noise 
amplifier (LNA) had been introduced.  The technique to achieve simultaneous noise and 
gain matching for the LNA had been discussed and the methodology in designing the 
LNA had been shown.   
 In Chapter 3, the design of a single-ended cascode L-band LNA with feedback 
network was demonstrated.  The feedback network helped to improve the matching and 
the linearity of the LNA. The measurement result was presented as the end of Chapter 3.   
 In Chapter 4, the package considerations for the SiGe HBT were discussed. The 
simulation results of SiGe chips with bond wires had proven that the length of the bond 
wires had a significant impact on its RF performance. It can be shown that the result 
degraded was due to the parasitic inductances introduced by the bond wires. Liquid 
crystal polymer (LCP) substrate was used as a packaging material to embed the whole 
SiGe and by using this approach; it reduces the parasitics inductances and leading to a 
more compact package than the conventional bond wire package. An X-band LNA was 
 
 37
laminated with LCP and the model for the LCP package had been derived so that the 
model can be included in circuit simulation for optimization leading to better 
performance and reliability.   
 In conclusion, both the RF circuit design and packaging for SiGe HBT technology 
had been covered in the thesis and the SiGe HBT had demonstrated as a core technology 
to develop the next generation of communication system such as TR module for radar 
system.   
5.2 Future Research 
 
 This thesis covers an overview of using SiGe HBT technology for RF and 
microwave circuit applications and the use of LCP substrate to package the SiGe 
integrated circuits.  There are many opportunities to extend the research of SiGe HBT as 
core technology to develop RF and microwave circuits that require good noise 
performance, high linearity, radiation hardening, higher frequency and low power 
consumption.  With the advancing process technology, SiGe transistor can operate at up 
to 200 GHz, its noise and power performance is comparable to III-V devices such as 
GaAs, with the CMOS option, it enable mixed-signal design which compare both RF and 
digital functions on a single chip, and hence it leads to system integration and reduce the 
cost of the complete system. However in reality, a circuit performance depends also on 
the packaging and hence, packaging is one of the important factors for circuit designer to 
be considered.   
In this thesis, the use of LCP substrate to package the SiGe HBT LNA is shown.  
The LCP substrate is a potential candidate for RF packaging and this thesis has shown 
that the LCP substrate can be used as a backplane to connect different RF chips and 
MEMS devices together to form a complete system. However, in order to incorporate the 
LCP package into the circuit design, a good model for the LCP package is important so 
that circuit designer can use the model for circuit simulation and optimization.  Further 
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research works are needed to model the effect of the LCP packages on the circuit 
performance, such as the diameter and the height of the LCP via, and how are these 
parameters going to affect the RF performance. Understanding the via interconnections in 
the LCP package will help to improve and optimize the circuit performance.   
To summarize, a low cost high performance communication system can be 
realized using the SiGe HBT as the core technology for the circuits and the LCP as the 
core packaging material.  Further research works will be done on both the SiGe HBT and 
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